Veryl
Modern hardware description language
Featured
2 Votes
Trending
130 Views
Description
Veryl is a hardware description language which is designed as a SystemVerilog alternative. It provides optimized syntax for synthesizable RTL, highly interoperability with the existing SystemVerilog codebase and productivity by development support tools.